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Abstract. Since adiabatic logic uses a supply that incorpo-
rates both supply voltage and clock signal in one line, adia-
batic logic systems have a built-in micro-pipelined architec-
ture. Considering this fact, different design constraints have
to be observed compared to static CMOS designs. Complex
arithmetic building blocks, like multipliers, mainly consist of
adders. Therefore, a comparison of adder structures is per-
formed. Based on these results, multipliers and complex sys-
tems can be built. A Discrete Cosine Transformation (DCT)
is taken as example for an arithmetic system. Comparing an
adiabatic logic implementation of a DCT to its static CMOS
counterpart, a signiﬁcant saving factor of more than 10 can
be achieved with the adiabatic system.
1 Introduction
Adiabatic logic circuits are known for offering an energy dis-
sipation less than the E=1
2CV 2
DD limit in static CMOS cir-
cuits. The Positive Feedback Adiabatic Logic (PFAL) (Vetuli
et al., 1996) family has proven to be a reasonable choice for
todays VLSI integration (Amirante, 2004; Fischer, 2006) as
it is ultra low-power and robust against parameter variations.
A chain of PFAL gates is operated via a four-phase clock
which acts as power supply and clocking line for the gates,
and it is therefore called power-clock. As consequence, cas-
caded gates form a micropipeline which is an inherent prop-
erty of adiabatic logic. This fact has to be observed if com-
plex systems are investigated.
Arithmetic structures are basic building blocks in a vari-
ety of digital signal processing tasks. E. g. adders are used
to build more complex arithmetic functions like multipliers,
ﬁlters, CORDICs etc. Many proposals for adders focusing
on different design goals like power, area and performance
have been presented for static CMOS circuits (Koren, 2002;
Zimmermann, 1997; Beaumont-Smith and Lim, 2001). But
PFAL’s inherent properties make it desirable to analyze the
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known arithmetic structures with respect to their applicabil-
ity in adiabatic logic.
This work will ﬁrst introduce the idea of adiabatic logic
and the micropipeline in Sect. 2 followed by the results
gained from the considerations on adders and multipliers in
Sect. 3 followed by a case study of a DCT in Sect. 4. The
results are concluded in Sect. 5.
2 Brief introduction of adiabatic logic
In static CMOS the fundamental limit for the energy dissipa-
tion per switching event of E=1
2CV 2
DD can only be lowered
by reducing the capacitance C or by scaling of the supply
voltage VDD. To overcome this limit adiabatic circuits have
been proposed, that trade frequency for energy. By lower-
ing the operating frequency, theoretically an asymptotic con-
vergence to zero dissipation can be reached. The energy
dissipation in a PFAL adiabatic logic gate is described by
E=RC
T CV 2
DD, where R is the path resistance, C is the capac-
itance at the output, T is the rise/fall time of the power-clock
signal. A low threshold voltage Vth on the one hand reduces
the path resistance R due to an improved gate overdrive volt-
age, on the other hand it increases the leakage currents which
limit the energy dissipation in the mid- and low-frequency
range. PFAL circuits show a minimum in energy dissipa-
tion at the crossing point of the adiabatic losses (∝ f) and
the leakage losses (∝ 1
f ). For a 130nm CMOS process this
minimum is retrieved around 100MHz.
The PFAL logic family uses a four-phase power-clock sig-
nal, that acts as the supply voltage and the clocking signal
(see Fig. 1), and inherently imposes the circuits beeing op-
erated in a pipelined fashion. The pipeline style gives a ﬁrst
conception how a system in adiabatic logic should be im-
plemented, as overhead due to synchronization degrades the
savingsgainedthroughtheapplicationofadiabaticlogic, fur-
thermore pipelining leads to a rise in latency.
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Fig. 1. Two preceeding phases Φi and Φ(i+1) of an adiabatic four-
phase power-clock are shown. When Φi is in its stable high phase,
the data is evaluated in the succeeding stage, indicated by the arrow.
furthermore pipelining leads to a rise in latency.
3 Binary Adder Structures
The inherent properties of adiabatic logic must be taken
into account in the design of adiabatic arithmetic structures.
Large overheads in structures result in suboptimal designs.
One advantage of PFAL is its dual-rail signal representation,
so a signal is inverted without additional gates. Subtractors
are easily obtained from adders, by swapping the signal rails
of the subtrahend and feeding a logic one into the carry-in
signal of the adder. The results for the adders gained in this
section are valid for the subtractors as well.
Basically two groups of adders exist, namely the carry-
propagate and the parallel-preﬁx adders [Sklansky (1960)],
[Kogge and Stone (1973)], [Ladner and Fischer (1980)],
[Brent and Kung (1982)] and [Han and Carlson (1987)]. The
ripple-carry adder (RCA) is the simplest implementation of a
carry-propagate adder, using N full-adder (FA) cells in static
CMOS, where N is the input width of the data words. But
for adiabatic logic, the rippling of the carry signal leads to
an overhead of synchronizing buffer stages of O(N2), mak-
ing the ripple-carry structure in adiabatic logic (Figure 2) an
inproper choice if we talk about high bit width N. Addi-
tionally, the adiabatic ripple-carry adder (RCA) utilizes N/4
clock cycles, leading to a relatively fast rising latency. Only
for several suqsequent addition operations, the RCA can be
used in a nested way, as pictured in Figure 3, can be applied
efﬁciently, as the absolute overhead of synchronizing buffers
per arithmetic operations remains almost constant. Espe-
cially for butterﬂy structures, as used in the Discrete Cosine
Transformation (DCT) in Section 4, the nested RCA is ad-
vantageous.
Other approaches try to reduce the critical path, i.e. the path
of the rippling carry, to gain speed in static CMOS designs,
respectively to reduce the latency in adiabatic logic. As we
aretalkingaboutsynchronous, pipelineddesigns, approaches
like the carry-bypass adder cannot be applied to adiabatic
logic. The carry-select scheme splits the input words into
smaller groups, i.e. 2 of size N/2 each and pre-calculates the
Fig. 2. A N = 4 ripple-carry adder in adiabatic logic. Notice the
overhead due to the synchronization buffers. Each input bit of A
and B has to be buffered, leading to two buffers per bit position.
The dashed box shows a clock domain of the power clock Φi.
Fig. 3. For a nested RCA (here with two suqsequent addition op-
erations) structure, the relative overhead due to synchronization is
reduced. Please note, that inputs C also have to be delayed via input
buffers.
sums for both input carry alternatives. The incoming carry
from the preceeding group selects the appropriate output via
a multiplexer. Such a design trades area, respectiveley en-
ergy, against speed in static CMOS and latency in adiabatic
logic respectively. Additionally an overhead from the mul-
tiplexers arises for such an adder. If we take the RCA from
Figure 2 and split the adder in two groups of 2 bits, the de-
sign uses 3 blocks consisting of 2 full-adder cells and three
buffers each, one 6:3 multiplexer and buffers that synchro-
nize the output bits of the lower block to the outputs of the
multiplexer. In Figure 4 for the arrangement with a multi-
plexer of logic depth equal to 1 it can be seen, that this de-
sign uses more full-adders than the RCA in Figure 2, but less
buffers. If the RCA and the carry-select adders are compared
for high bit width N it can be seen that the RCA suffers from
a higher energy consumption. This estimation does not ac-
count for the energy dissipation caused in the multiplexer.
But as only N/2 XOR gates are used for the multiplexer, the
energy consumed by the multiplexer is negligible.
Fig. 1. Two preceeding phases 8i and 8(i+1) of an adiabatic four-
phase power-clock are shown. When 8i is in its stable high phase,
the data is evaluated in the succeeding stage, indicated by the arrow.
3 Binary adder structures
The inherent properties of adiabatic logic must be taken
into account in the design of adiabatic arithmetic structures.
Large overheads in structures result in suboptimal designs.
One advantage of PFAL is its dual-rail signal representa-
tion, so a signal is inverted without additional gates. Subtrac-
tors are easily obtained from adders, by swapping the signal
rails of the subtrahend and feeding a logic one into the carry-
in signal of the adder. The results for the adders gained in
this section are valid for the subtractors as well.
Basically two groups of adders exist, namely the carry-
propagate and the parallel-preﬁx adders (Sklansky, 1960),
(Kogge and Stone, 1973), (Ladner and Fischer, 1980), (Brent
and Kung, 1982) and (Han and Carlson, 1987). The ripple-
carry adder (RCA) is the simplest implementation of a carry-
propagate adder, using N full-adder (FA) cells in static
CMOS, where N is the input width of the data words. But
for adiabatic logic, the rippling of the carry signal leads to an
overhead of synchronizing buffer
stages of O(N2), making the ripple-carry structure in adi-
abatic logic (Fig. 2) an inproper choice if we talk about high
bit width N. Additionally, the adiabatic ripple-carry adder
(RCA) utilizes N/4 clock cycles, leading to a relatively fast
rising latency. Only for several suqsequent addition oper-
ations, the RCA can be used in a nested way, as pictured
in Fig. 3, can be applied efﬁciently, as the absolute over-
head of synchronizing buffers per arithmetic operations re-
mains almost constant. Especially for butterﬂy structures,
as used in the Discrete Cosine Transformation (DCT) in
Sect. 4, the nested RCA is advantageous. Other approaches
try to reduce the critical path, i.e. the path of the rippling
carry, to gain speed in static CMOS designs, respectively
to reduce the latency in adiabatic logic. As we are talk-
ing about synchronous, pipelined designs, approaches like
the carry-bypass adder cannot be applied to adiabatic logic.
The carry-select scheme splits the input words into smaller
groups, i.e. 2 of size N/2 each and pre-calculates the sums
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Fig. 1. Two preceeding phases Φi and Φ(i+1) of an adiabatic four-
phase power-clock are shown. When Φi is in its stable high phase,
the data is evaluated in the succeeding stage, indicated by the arrow.
furthermore pipelining leads to a rise in latency.
3 Binary Adder Structures
The inherent properties of adiabatic logic must be taken
into account in the design of adiabatic arithmetic structures.
Large overheads in structures result in suboptimal designs.
One advantage of PFAL is its dual-rail signal representation,
so a signal is inverted without additional gates. Subtractors
are easily obtained from adders, by swapping the signal rails
of the subtrahend and feeding a logic one into the carry-in
signal of the adder. The results for the adders gained in this
section are valid for the subtractors as well.
Basically two groups of adders exist, namely the carry-
propagate and the parallel-preﬁx adders [Sklansky (1960)],
[Kogge and Stone (1973)], [Ladner and Fischer (1980)],
[Brent and Kung (1982)] and [Han and Carlson (1987)]. The
ripple-carry adder (RCA) is the simplest implementation of a
carry-propagate adder, using N full-adder (FA) cells in static
CMOS, where N is the input width of the data words. But
for adiabatic logic, the rippling of the carry signal leads to
an overhead of synchronizing buffer stages of O(N2), mak-
ing the ripple-carry structure in adiabatic logic (Figure 2) an
inproper choice if we talk about high bit width N. Addi-
tionally, the adiabatic ripple-carry adder (RCA) utilizes N/4
clock cycles, leading to a relatively fast rising latency. Only
for several suqsequent addition operations, the RCA can be
used in a nested way, as pictured in Figure 3, can be applied
efﬁciently, as the absolute overhead of synchronizing buffers
per arithmetic operations remains almost constant. Espe-
cially for butterﬂy structures, as used in the Discrete Cosine
Transformation (DCT) in Section 4, the nested RCA is ad-
vantageous.
Other approaches try to reduce the critical path, i.e. the path
of the rippling carry, to gain speed in static CMOS designs,
respectively to reduce the latency in adiabatic logic. As we
aretalkingaboutsynchronous, pipelineddesigns, approaches
like the carry-bypass adder cannot be applied to adiabatic
logic. The carry-select scheme splits the input words into
smaller groups, i.e. 2 of size N/2 each and pre-calculates the
Fig. 2. A N = 4 ripple-carry adder in adiabatic logic. Notice the
overhead due to the synchronization buffers. Each input bit of A
and B has to be buffered, leading to two buffers per bit position.
The dashed box shows a clock domain of the power clock Φi.
Fig. 3. For a nested RCA (here with two suqsequent addition op-
erations) structure, the relative overhead due to synchronization is
reduced. Please note, that inputs C also have to be delayed via input
buffers.
sums for both input carry alternatives. The incoming carry
from the preceeding group selects the appropriate output via
a multiplexer. Such a design trades area, respectiveley en-
ergy, against speed in static CMOS and latency in adiabatic
logic respectively. Additionally an overhead from the mul-
tiplexers arises for such an adder. If we take the RCA from
Figure 2 and split the adder in two groups of 2 bits, the de-
sign uses 3 blocks consisting of 2 full-adder cells and three
buffers each, one 6:3 multiplexer and buffers that synchro-
nize the output bits of the lower block to the outputs of the
multiplexer. In Figure 4 for the arrangement with a multi-
plexer of logic depth equal to 1 it can be seen, that this de-
sign uses more full-adders than the RCA in Figure 2, but less
buffers. If the RCA and the carry-select adders are compared
for high bit width N it can be seen that the RCA suffers from
a higher energy consumption. This estimation does not ac-
count for the energy dissipation caused in the multiplexer.
But as only N/2 XOR gates are used for the multiplexer, the
energy consumed by the multiplexer is negligible.
Fig. 2. A N=4 ripple-carry adder in adiabatic logic. Notice the
overhead due to the synchronization buffers. Each input bit of A
and B has to be buffered, leading to two buffers per bit position.
The dashed box shows a clock domain of the power clock 8i.
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Fig. 1. Two preceeding phases Φi and Φ(i+1) of an adiabatic four-
phase power-clock are shown. When Φi is in its stable high phase,
the data is evaluated in the succeeding stage, indicated by the arrow.
furthermore pipelining leads to a rise in latency.
3 Binary Adder Structures
The inherent properties of adiabatic logic must be taken
into account in the design of adiabatic arithmetic structures.
Large overheads in structures result in suboptimal designs.
One advantage of PFAL is its dual-rail signal representation,
so a signal is inverted without additional gates. Subtractors
are easily obtained from adders, by swapping the signal rails
of the subtrahend and feeding a logic one into the carry-in
signal of the adder. The results for the adders gained in this
section are valid for the subtractors as well.
Basically two groups of adders exist, namely the carry-
propagate and the parallel-preﬁx adders [Sklansky (1960)],
[Kogge and Stone (1973)], [Ladner and Fischer (1980)],
[Brent and Kung (1982)] and [Han and Carlson (1987)]. The
ripple-carry adder (RCA) is the simplest implementation of a
carry-propagate adder, using N full-adder (FA) cells in static
CMOS, where N is the input width of the data words. But
for adiabatic logic, the rippling of the carry signal leads to
an overhead of synchronizing buffer stages of O(N2), mak-
ing the ripple-carry structure in adiabatic logic (Figure 2) an
inproper choice if we talk about high bit width N. Addi-
tionally, the adiabatic ripple-carry adder (RCA) utilizes N/4
clock cycles, leading to a relatively fast rising latency. Only
for several suqsequent addition operations, the RCA can be
used in a nested way, as pictured in Figure 3, can be applied
efﬁciently, as the absolute overhead of synchronizing buffers
per arithmetic operations remains almost constant. Espe-
cially for butterﬂy structures, as used in the Discrete Cosine
Transformation (DCT) in Section 4, the nested RCA is ad-
vantageous.
Other approaches try to reduce the critical path, i.e. the path
of the rippling carry, to gain speed in static CMOS designs,
respectively to reduce the latency in adiabatic logic. As we
aretalkingaboutsynchronous, pipelineddesigns, approaches
like the carry-bypass adder cannot be applied to adiabatic
logic. The carry-select scheme splits the input words into
smaller groups, i.e. 2 of size N/2 each and pre-calculates the
Fig. 2. A N = 4 ripple-carry adder in adiabatic logic. Notice the
overhead due to the synchronization buffers. Each input bit of A
and B has to be buffered, leading to two buffers per bit position.
The dashed box shows a clock domain of the power clock Φi.
Fig. 3. For a nested RCA (here with two suqsequent addition op-
erations) structure, the relative overhead due to synchronization is
reduced. Please note, that inputs C also have to be delayed via input
buffers.
sums for both input carry alternatives. The incoming carry
from the preceeding group selects the appropriate output via
a multiplexer. Such a design trades area, respectiveley en-
ergy, against speed in static CMOS and latency in adiabatic
logic respectively. Additionally an overhead from the mul-
tiplexers arises for such an adder. If we take the RCA from
Figure 2 and split the adder in two groups of 2 bits, the de-
sign uses 3 blocks consisting of 2 full-adder cells and three
buffers each, one 6:3 multiplexer and buffers that synchro-
nize the output bits of the lower block to the outputs of the
multiplexer. In Figure 4 for the arrangement with a multi-
plexer of logic depth equal to 1 it can be seen, that this de-
sign uses more full-adders than the RCA in Figure 2, but less
buffers. If the RCA and the carry-select adders are compared
for high bit width N it can be seen that the RCA suffers from
a higher energy consumption. This estimation does not ac-
count for the energy dissipation caused in the multiplexer.
But as only N/2 XOR gates are used for the multiplexer, the
energy consumed by the multiplexer is negligible.
Fig. 3. For a nested RCA (here with two suqsequent addition op-
erations) structure, the relative overhead due to synchronization is
reduced. Please note, that inputs C also have to be delayed via input
buffers.
for both input carry alternatives. The incoming carry from
the preceeding group selects the appropriate output via a
multiplexer. Such a design trades area, respectiveley energy,
against speed in static CMOS and latency in adiabatic logic
respectively. Additionally an overhead from the multiplex-
ers arises for such an adder. If we take the RCA from Fig. 2
and split the adder in two groups of 2 bits, the design uses 3
blocks consisting of 2 full-adder cells and three buffers each,
one 6:3 multiplexer and buffers that synchronize the output
bits of the lower block to the outputs of the multiplexer. In
Fig. 4 for the arrangement with a multiplexer of logic depth
equal to 1 it can be seen, that this design uses more full-
adders than the RCA in Fig. 2, but less buffers. If the RCA
andthecarry-selectaddersarecomparedforhighbitwidthN
it can be seen that the RCA suffers from a higher energy con-
sumption. This estimation does not account for the energy
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To avoid the synchronizing overhead observed for the RCA,
Fig. 4. A 4 bit RCA carry-select adder using a multiplexer with
logic depth of 1.
parallel-preﬁx schemes are investigated. The parallel-preﬁx
adders (PPA) allow to calculate the output of the m-th bit via
logical combination of the inputs 0 to m−1. Therefore, the-
oretically each output of the adder can be calculated using
one complex gate. Because of practical reasons in stacking
transistor devices, only a maximum of 3 or 4 inputs is com-
bined at a time. In literature different schemes for the parallel
preﬁx algorithm are reported, differing in logical depth and
fanout.
Here a variety of PPA structures (Sklansky, Brent-Kung,
Kogge-Stone, Han-Carlson) are estimated to see, which
adder structure is desirable in adiabatic logic. E.g. the Sklan-
sky structure has the lowest logical depth, but the layout
is supposed to be irregular. The Han-Carlson structure ap-
plies a more regular layout for the price of a higher logical
depth. Additionally, the RCA structure and a serial preﬁx
adder (SPA) are estimated in respect on their energy con-
sumption. Estimations are performed by counting the num-
ber Xi of each class of gates i (e.g. INV, FA) and multiplying
it with its corresponding mean energy value Ei. The whole
system’s energy dissipation E is then calculated by
E =
X
i
XiEi. (1)
Gates are characterized by means of SPICE simulation; in-
dustrial 130nm CMOS process parameters of low-Vth de-
vices are used. The gates are simulated at a frequency of
100MHz and a supply voltage of VDD = 1.2V .
In Figure 5 the investigated adder structures are presented.
The RCA rises in energy consumption quadratically with the
bit width N. The parallel-preﬁx adders present the lowest
energy consumption. The serial-preﬁx adder consumes the
largest amount of energy and thus is no alternative. In the
detail view in Figure 6 only the RCA and the most promis-
ing PPA structures are presented. Up to 8bit input width, the
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Fig. 5. Comparison of various adder structures up to 64bits. The
parallel-preﬁx adders show the lowest energy consumption.
RCA is the best choice.
For the decision between Sklansky and Han-Carlson differ-
ent properties have to be taken into consideration. As said
before, the Han-Carlson structure has a more regular design,
thus saving effort in layouting. Additionally the Han-Carlson
adder has a ﬁxed maximum fan-out of 2. For the Sklansky
structure, the effort for layout will be higher, and the fanout
rises with N/2. So the decision, which design is a suitable
low-power adder structure will depend on the post-layout ex-
traction, taking into account the rise of the energy consump-
tion due to parasitic capacitances.
4 Discrete Cosine Transformation: A case study
In image processing the Discrete Cosine Transformation
(DCT) is used to compress pictures. A DCT with minimal
hardware amount is presented in [Heyne et al. (2006)]. As
the DCT is a strongly parallel algorithm, that can be efﬁ-
ciently implemented using the adiabatic micropipeline, it is a
good demonstrator to show the energy savings gained by us-
ing adiabatic logic in comparison to static CMOS. The DCT
is built of adders, subtractors and buffers as can be seen in
Figure 7.
Different static CMOS implementations have been com-
pared. Flip-ﬂops are power-consuming components in a syn-
chronous design in static CMOS. Different levels of pipelin-
ing have been investigated and been opposed to the adiabatic
logic DCT implementation. The adiabatic reference design
is implemented as nested RCA structure, thus a minimum
number of FA cells are used and the overhead due to syn-
chronization is reduced due to nesting. For static CMOS
a 2D-pipelined carry-propagate adder (CPA) has been esti-
mated ﬁrst. To reduce the number of ﬂip-ﬂops, in V1 to V3
Fig. 4. A 4 bit RCA carry-select adder using a multiplexer with
logic depth of 1.
dissipation caused in the multiplexer. But as only N/2 XOR
gates are used for the multiplexer, the energy consumed by
the multiplexer is negligible. To avoid the synchronizing
overhead observed for the RCA, parallel-preﬁx schemes are
investigated. The parallel-preﬁx adders (PPA) allow to cal-
culate the output of the m-th bit via logical combination of
the inputs 0 to mu−1. Therefore, theoretically each output
of the adder can be calculated using one complex gate. Be-
cause of practical reasons in stacking transistor devices, only
a maximum of 3 or 4 inputs is combined at a time. In liter-
ature different schemes for the parallel preﬁx algorithm are
reported, differing in logical depth and fanout. Here a vari-
ety of PPA structures (Sklansky, Brent-Kung, Kogge-Stone,
Han-Carlson) are estimated to see, which adder structure is
desirable in adiabatic logic. E.g. the Sklansky structure has
the lowest logical depth, but the layout is supposed to be ir-
regular. The Han-Carlson structure applies a more regular
layout for the price of a higher logical depth. Additionally,
the RCA structure and a serial preﬁx adder (SPA) are esti-
mated in respect on their energy consumption. Estimations
are performed by counting the number Xi of each class of
gates i (e.g. INV, FA) and multiplying it with its correspond-
ing mean energy value Ei. The whole system’s energy dissi-
pation E is then calculated by
E =
X
i
XiEi. (1)
Gates are characterized by means of SPICE simulation; in-
dustrial 130nm CMOS process parameters of low-Vth de-
vices are used. The gates are simulated at a frequency of
100MHz and a supply voltage of VDD=1.2V. In Fig. 5 the
investigated adder structures are presented. The RCA rises in
energy consumption quadratically with the bit width N. The
Ph. Teichmann et al.: Arithmetic Structures in Adiabatic Logic 3
To avoid the synchronizing overhead observed for the RCA,
Fig. 4. A 4 bit RCA carry-select adder using a multiplexer with
logic depth of 1.
parallel-preﬁx schemes are investigated. The parallel-preﬁx
adders (PPA) allow to calculate the output of the m-th bit via
logical combination of the inputs 0 to m−1. Therefore, the-
oretically each output of the adder can be calculated using
one complex gate. Because of practical reasons in stacking
transistor devices, only a maximum of 3 or 4 inputs is com-
bined at a time. In literature different schemes for the parallel
preﬁx algorithm are reported, differing in logical depth and
fanout.
Here a variety of PPA structures (Sklansky, Brent-Kung,
Kogge-Stone, Han-Carlson) are estimated to see, which
adder structure is desirable in adiabatic logic. E.g. the Sklan-
sky structure has the lowest logical depth, but the layout
is supposed to be irregular. The Han-Carlson structure ap-
plies a more regular layout for the price of a higher logical
depth. Additionally, the RCA structure and a serial preﬁx
adder (SPA) are estimated in respect on their energy con-
sumption. Estimations are performed by counting the num-
ber Xi of each class of gates i (e.g. INV, FA) and multiplying
it with its corresponding mean energy value Ei. The whole
system’s energy dissipation E is then calculated by
E =
X
i
XiEi. (1)
Gates are characterized by means of SPICE simulation; in-
dustrial 130nm CMOS process parameters of low-Vth de-
vices are used. The gates are simulated at a frequency of
100MHz and a supply voltage of VDD = 1.2V .
In Figure 5 the investigated adder structures are presented.
The RCA rises in energy consumption quadratically with the
bit width N. The parallel-preﬁx adders present the lowest
energy consumption. The serial-preﬁx adder consumes the
largest amount of energy and thus is no alternative. In the
detail view in Figure 6 only the RCA and the most promis-
ing PPA structures are presented. Up to 8bit input width, the
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Fig. 5. Comparison of various adder structures up to 64bits. The
parallel-preﬁx adders show the lowest energy consumption.
RCA is the best choice.
For the decision between Sklansky and Han-Carlson differ-
ent properties have to be taken into consideration. As said
before, the Han-Carlson structure has a more regular design,
thus saving effort in layouting. Additionally the Han-Carlson
adder has a ﬁxed maximum fan-out of 2. For the Sklansky
structure, the effort for layout will be higher, and the fanout
rises with N/2. So the decision, which design is a suitable
low-power adder structure will depend on the post-layout ex-
traction, taking into account the rise of the energy consump-
tion due to parasitic capacitances.
4 Discrete Cosine Transformation: A case study
In image processing the Discrete Cosine Transformation
(DCT) is used to compress pictures. A DCT with minimal
hardware amount is presented in [Heyne et al. (2006)]. As
the DCT is a strongly parallel algorithm, that can be efﬁ-
ciently implemented using the adiabatic micropipeline, it is a
good demonstrator to show the energy savings gained by us-
ing adiabatic logic in comparison to static CMOS. The DCT
is built of adders, subtractors and buffers as can be seen in
Figure 7.
Different static CMOS implementations have been com-
pared. Flip-ﬂops are power-consuming components in a syn-
chronous design in static CMOS. Different levels of pipelin-
ing have been investigated and been opposed to the adiabatic
logic DCT implementation. The adiabatic reference design
is implemented as nested RCA structure, thus a minimum
number of FA cells are used and the overhead due to syn-
chronization is reduced due to nesting. For static CMOS
a 2D-pipelined carry-propagate adder (CPA) has been esti-
mated ﬁrst. To reduce the number of ﬂip-ﬂops, in V1 to V3
Fig. 5. Comparison of various adder structures up to 64bits. The
parallel-preﬁx adders show the lowest energy consumption.
parallel-preﬁx adders present the lowest energy consump-
tion. The serial-preﬁx adder consumes the largest amount
of energy and thus is no alternative. In the detail view in
Fig. 6 only the RCA and the most promising PPA structures
are presented. Up to 8bit input width, the RCA is the best
choice.
For the decision between Sklansky and Han-Carlson dif-
ferent properties have to be taken into consideration. As said
before, the Han-Carlson structure has a more regular design,
thus saving effort in layouting. Additionally the Han-Carlson
adder has a ﬁxed maximum fan-out of 2. For the Sklansky
structure, the effort for layout will be higher, and the fanout
rises with N/2. So the decision, which design is a suitable
low-power adder structure will depend on the post-layout ex-
traction, taking into account the rise of the energy consump-
tion due to parasitic capacitances.
4 Discrete cosine transformation: a case study
In image processing the Discrete Cosine Transformation
(DCT) is used to compress pictures. A DCT with minimal
hardware amount is presented in (Heyne et al., 2006). As the
DCT is a strongly parallel algorithm, that can be efﬁciently
implemented using the adiabatic micropipeline, it is a good
demonstratortoshowtheenergysavingsgainedbyusingadi-
abatic logic in comparison to static CMOS. The DCT is built
of adders, subtractors and buffers as can be seen in Fig. 7.
Different static CMOS implementations have been com-
pared. Flip-ﬂops are power-consuming components in a syn-
chronous design in static CMOS. Different levels of pipelin-
ing have been investigated and been opposed to the adiabatic
logic DCT implementation. The adiabatic reference design
www.adv-radio-sci.net/5/291/2007/ Adv. Radio Sci., 5, 291–295, 2007294 Ph. Teichmann et al.: Arithmetic structures in adiabatic logic
4 Ph. Teichmann et al.: Arithmetic Structures in Adiabatic Logic
0 5 10 15 20 25 30
0   
0.2k
0.4k
0.6k
0.8k
bit width N
e
n
e
r
g
y
 
p
e
r
 
c
y
c
l
e
 
[
E
b
u
f
]
 
 
RCA
PPA Sklanksy
PPA Han−Carlson
Fig. 6. Comparison of RCA and most promising PPA adders, Han-
Carlson and Sklansky PPA, up to 32bits. The RCA exhibits the
lowest energy consumption up to 8bit.
Fig. 7. Scheme of the DCT, where a Nop (No Operation) is a syn-
chronizing buffer stage.
0 0.2 0.4 0.6 0.8 1
0
10
20
30
40
50
activity factor α
E
S
F
 
 
CPA vs. Ref
CSA V1 vs. Ref
CSA V2 vs. Ref
CSA V3 vs. Ref
Fig. 8. Comparing the differing static CMOS DCT implementa-
tions to the adiabatic DCT. For static CMOS, ﬁrst a 2D-pipelined
carry-propagate adder (CPA) has been implemented and V1 to V3
show carry-save array (CSA) structures with different degrees of
pipelining, where V3 has no pipelining at all.
a CSA has been used to avoid skewing and deskewing at the
inputs, respectively at the outputs. In V1 a ﬂip-ﬂop is intro-
duced after each CSA stage, in V2 after every second CSA
stage, and in V3 no pipelining was introduced at all. Results
are calculated according to
EAL = XFA,AL ∗ EFA,AL + XBUF,AL ∗ EBUF,AL (2)
ECMOS = XFA,CMOS ∗ EFA,CMOS (3)
+ XINV,CMOS ∗ EINV,CMOS
+ XFF,CMOS ∗ EFF,CMOS
wheretheindexALstandsforadiabaticlogic, FAforfull-
adder, BUF for a buffer, INV for an inverter, and FF for a
ﬂip-ﬂop.
Especially for static CMOS an important parameter for en-
ergy dissipation is the activity α, whereas in PFAL activity
has a minor impact on the dissipation. To allow a fair com-
parison, activity has to be considered in the estimations via
E(α) = Eα=0 + α(Eα=1 − Eα=0), (4)
where Eα=0 and Eα=1 are the respective mean energy dissi-
pation values for activity α = 0 and α = 1.
The results of the comparison are given in Figure 8. All esti-
mations are based on the simulations in an industrial 130nm
CMOS process, at 100MHz and with a VDD = 1.2V . The
mean energy dissipation values for the used gates are sum-
marized in Table 1 for α = 0 and α = 1.
In Figure 8 we see that the best implementation for static
CMOS is V3, that uses no pipelining. There the energy sav-
ing factor
ESF =
Ediss,CMOS
Ediss,AL
(5)
Fig. 6. Comparison of RCA and most promising PPA adders, Han-
Carlson and Sklansky PPA, up to 32bits. The RCA exhibits the
lowest energy consumption up to 8bit.
4 Ph. Teichmann et al.: Arithmetic Structures in Adiabatic Logic
0 5 10 15 20 25 30
0   
0.2k
0.4k
0.6k
0.8k
bit width N
e
n
e
r
g
y
 
p
e
r
 
c
y
c
l
e
 
[
E
b
u
f
]
 
 
RCA
PPA Sklanksy
PPA Han−Carlson
Fig. 6. Comparison of RCA and most promising PPA adders, Han-
Carlson and Sklansky PPA, up to 32bits. The RCA exhibits the
lowest energy consumption up to 8bit.
Fig. 7. Scheme of the DCT, where a Nop (No Operation) is a syn-
chronizing buffer stage.
0 0.2 0.4 0.6 0.8 1
0
10
20
30
40
50
activity factor α
E
S
F
 
 
CPA vs. Ref
CSA V1 vs. Ref
CSA V2 vs. Ref
CSA V3 vs. Ref
Fig. 8. Comparing the differing static CMOS DCT implementa-
tions to the adiabatic DCT. For static CMOS, ﬁrst a 2D-pipelined
carry-propagate adder (CPA) has been implemented and V1 to V3
show carry-save array (CSA) structures with different degrees of
pipelining, where V3 has no pipelining at all.
a CSA has been used to avoid skewing and deskewing at the
inputs, respectively at the outputs. In V1 a ﬂip-ﬂop is intro-
duced after each CSA stage, in V2 after every second CSA
stage, and in V3 no pipelining was introduced at all. Results
are calculated according to
EAL = XFA,AL ∗ EFA,AL + XBUF,AL ∗ EBUF,AL (2)
ECMOS = XFA,CMOS ∗ EFA,CMOS (3)
+ XINV,CMOS ∗ EINV,CMOS
+ XFF,CMOS ∗ EFF,CMOS
wheretheindexALstandsforadiabaticlogic, FAforfull-
adder, BUF for a buffer, INV for an inverter, and FF for a
ﬂip-ﬂop.
Especially for static CMOS an important parameter for en-
ergy dissipation is the activity α, whereas in PFAL activity
has a minor impact on the dissipation. To allow a fair com-
parison, activity has to be considered in the estimations via
E(α) = Eα=0 + α(Eα=1 − Eα=0), (4)
where Eα=0 and Eα=1 are the respective mean energy dissi-
pation values for activity α = 0 and α = 1.
The results of the comparison are given in Figure 8. All esti-
mations are based on the simulations in an industrial 130nm
CMOS process, at 100MHz and with a VDD = 1.2V . The
mean energy dissipation values for the used gates are sum-
marized in Table 1 for α = 0 and α = 1.
In Figure 8 we see that the best implementation for static
CMOS is V3, that uses no pipelining. There the energy sav-
ing factor
ESF =
Ediss,CMOS
Ediss,AL
(5)
Fig. 7. Scheme of the DCT, where a Nop (No Operation) is a syn-
chronizing buffer stage.
is implemented as nested RCA structure, thus a minimum
number of FA cells are used and the overhead due to syn-
chronization is reduced due to nesting. For static CMOS
a 2D-pipelined carry-propagate adder (CPA) has been esti-
mated ﬁrst. To reduce the number of ﬂip-ﬂops, in V1 to V3
a CSA has been used to avoid skewing and deskewing at the
inputs, respectively at the outputs. In V1 a ﬂip-ﬂop is intro-
duced after each CSA stage, in V2 after every second CSA
stage, and in V3 no pipelining was introduced at all. Results
are calculated according to
EAL = XFA,AL ∗ EFA,AL + XBUF,AL ∗ EBUF,AL (2)
ECMOS = XFA,CMOS ∗ EFA,CMOS (3)
4 Ph. Teichmann et al.: Arithmetic Structures in Adiabatic Logic
0 5 10 15 20 25 30
0   
0.2k
0.4k
0.6k
0.8k
bit width N
e
n
e
r
g
y
 
p
e
r
 
c
y
c
l
e
 
[
E
b
u
f
]
 
 
RCA
PPA Sklanksy
PPA Han−Carlson
Fig. 6. Comparison of RCA and most promising PPA adders, Han-
Carlson and Sklansky PPA, up to 32bits. The RCA exhibits the
lowest energy consumption up to 8bit.
Fig. 7. Scheme of the DCT, where a Nop (No Operation) is a syn-
chronizing buffer stage.
0 0.2 0.4 0.6 0.8 1
0
10
20
30
40
50
activity factor α
E
S
F
 
 
CPA vs. Ref
CSA V1 vs. Ref
CSA V2 vs. Ref
CSA V3 vs. Ref
Fig. 8. Comparing the differing static CMOS DCT implementa-
tions to the adiabatic DCT. For static CMOS, ﬁrst a 2D-pipelined
carry-propagate adder (CPA) has been implemented and V1 to V3
show carry-save array (CSA) structures with different degrees of
pipelining, where V3 has no pipelining at all.
a CSA has been used to avoid skewing and deskewing at the
inputs, respectively at the outputs. In V1 a ﬂip-ﬂop is intro-
duced after each CSA stage, in V2 after every second CSA
stage, and in V3 no pipelining was introduced at all. Results
are calculated according to
EAL = XFA,AL ∗ EFA,AL + XBUF,AL ∗ EBUF,AL (2)
ECMOS = XFA,CMOS ∗ EFA,CMOS (3)
+ XINV,CMOS ∗ EINV,CMOS
+ XFF,CMOS ∗ EFF,CMOS
wheretheindexALstandsforadiabaticlogic, FAforfull-
adder, BUF for a buffer, INV for an inverter, and FF for a
ﬂip-ﬂop.
Especially for static CMOS an important parameter for en-
ergy dissipation is the activity α, whereas in PFAL activity
has a minor impact on the dissipation. To allow a fair com-
parison, activity has to be considered in the estimations via
E(α) = Eα=0 + α(Eα=1 − Eα=0), (4)
where Eα=0 and Eα=1 are the respective mean energy dissi-
pation values for activity α = 0 and α = 1.
The results of the comparison are given in Figure 8. All esti-
mations are based on the simulations in an industrial 130nm
CMOS process, at 100MHz and with a VDD = 1.2V . The
mean energy dissipation values for the used gates are sum-
marized in Table 1 for α = 0 and α = 1.
In Figure 8 we see that the best implementation for static
CMOS is V3, that uses no pipelining. There the energy sav-
ing factor
ESF =
Ediss,CMOS
Ediss,AL
(5)
Fig. 8. Comparing the differing static CMOS DCT implementa-
tions to the adiabatic DCT. For static CMOS, ﬁrst a 2D-pipelined
carry-propagate adder (CPA) has been implemented and V1 to V3
show carry-save array (CSA) structures with different degrees of
pipelining, where V3 has no pipelining at all.
+ XINV,CMOS ∗ EINV,CMOS
+ XFF,CMOS ∗ EFF,CMOS
where the index AL stands for adiabatic logic, FA for full-
adder, BUF for a buffer, INV for an inverter, and FF for a
ﬂip-ﬂop.
Especially for static CMOS an important parameter for en-
ergy dissipation is the activity α, whereas in PFAL activity
has a minor impact on the dissipation. To allow a fair com-
parison, activity has to be considered in the estimations via
E(α) = Eα=0 + α (Eα=1 − Eα=0), (4)
where Eα=0 and Eα=1 are the respective mean energy dissi-
pation values for activity α=0 and α=1.
The results of the comparison are given in Fig. 8. All esti-
mations are based on the simulations in an industrial 130nm
CMOS process, at 100MHz and with a VDD=1.2V. The
mean energy dissipation values for the used gates are sum-
marized in Table 1 for α=0 and α=1.
In Fig. 8 we see that the best implementation for static
CMOS is V3, that uses no pipelining. There the energy sav-
ing factor
ESF =
Ediss,CMOS
Ediss,AL
(5)
reaches its minimum value. Depending on the activity the
ESF reaches up to a factor of 30 for the highest activity of
the system. Applying a realistic activity value of α=30%
(Ye and Roy, 2001) an ESF of factor 10 can be gained. The
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dissipated energy per cycle [J]
family AL CMOS
gate FA BUF FA INV FF
α=0 2.10f 0.24f 3.48a 1.59a 6.46f
α=1 2.67f 0.33f 37.6f 2.66f 19.0f
Table 1. Simulated energy per cycle dissipation values for adiabatic
and static CMOS gates. All estimations are performed for α=0 and
α=1.
generation of the four-phase clock itself is lossy, the ESF
must take into account the efﬁciency of the oscillator. Oscil-
lators with an efﬁciency of 50% have been reported. There
is still room for further improvements of the oscillator efﬁ-
ciency. For a system level comparison the losses on the clock
net in an static CMOS system have to be considered here
as well. This requires detailed information on the topologie
of the clock net. Predictions for high-performance systems
show that almost as much energy in the clock distribution is
used as in the logic itself. At least ﬂip-ﬂops are used at the in-
puts of the structure and the outputs of the structure, leading
to a slight increase of the dissipation even for the adder V3
on system level. Thus the factor of 10 presented here should
alsobeagoodindicationforthesavingsinacompletesystem
achievable with adiabatic logic.
5 Conclusions
In this paper the inherent properties of adiabatic logic have
been analyzed for arithmetic building blocks. Adder struc-
tures were investigated and compared for the ﬁrst time show-
ing that due to the synchronization overhead of O(N2)
the ripple-carry adder is only suitable for bit sizes N≤8.
Parallel-preﬁx adders are a good choice, as the reduced depth
of the adder also reduces the area and the synchronization
overhead and thus the power consumption. The Han-Carlson
and the Sklansky architecture show the lowest energy con-
sumption of all parallel-preﬁx schemes. The Discrete Cosine
Transformation is an arithmetic structure making use of adia-
batic logic’s inherent pipelining structure. The nested ripple-
carry adder scheme allows major savings against comparable
designs in static CMOS. For an activity factor of 30%, sav-
ings of around factor 10 can be achieved.
Adiabatic logic is therefore a circuit family that allows the
implementation of ultra low-power digital signal-processing
tasks.
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